# **CURRICULUM VITAE**

# Dr. Shipra Upadhyay Ph.D.

shipraupadhyay2@gmail.com

# Academic Qualifications

- Ph.D. from Electronics and Communication Engineering Department, "Motilal Nehru National Institute of Technology" with specialization in Microelectronics & VLSI Design, 2015.
- M.Tech from "J.K. Institute of Applied Physics and Technology" (Allahabad University), with specialization in Electronics Engineering (Communication Technology), 2009.
- B.Tech from "B.B.S College of Engineering & Technology" (U.P.T.U Lucknow) with specialization in Applied Electronics & Instrumentation Engineering, 2007.

# Experience

- 06 years of experience in Teaching and Research
- Research:
- Full time Research scholar in Department of Electronics Engineering, Motilal Nehru National Institute of Technology (MNNIT), July2010 to June 2014.

### Academic:

• Associate Professor, Department of Electronics Engineering, RR Institute of Technology, Bangalore. 15<sup>th</sup> July 2014 to 04<sup>th</sup> Aug 2010.

# **Course Subjects taught**

#### **UG Level**

- Basic Electronics
- Microprocessor
- Antennas and wave propagation
- Power Electronics
- Digital Electronics

### **Student Projects Guided**

• UG: 01

# Programs/Seminars/Conferences Attended

- 1. A Faculty Development Program on Recent Advancements in Software Engineering & Networking Technologies: RASENT-2012 (11-15 June, 2012) at Gautam Buddha University (School of ICT), Greater Noida.
- 2. A short term course on Advanced Embedded System and Microelectronics (AESM-2013) July 15-19, 2013, Electronics & Communication Engineering Department, Motilal Nehru National Institute of Technology, Allahabad.

### **Publications**

# **Referred Journals:**

- 1. Shipra Upadhyay, R. K. Nagaria and R. A. Mishra, "Complementary Energy Path Adiabatic Logic based Full Adder Circuit", A Journal of World Academy of Science Engineering & Technology (WASET), vol.66, pp.161-167, 2012.
- 2. Shipra Upadhyay,R.A. Mishra and R.K. Nagaria, "DFAL: Diode Free Adiabatic Logic Circuits", *International Scholarly Research Network: ISRN Electronics, Hindawi Publishing Corporation, vol. 2013, Article ID 673601, pp. 1-12, 2013.*

- 3. Shipra Upadhyay, R. K. Nagaria and R. A. Mishra, "Low-Power Adiabatic Computing with Improved Quasi Static Energy Recovery Logic", *VLSI design, Hindawi Publishing Corporation, vol. 2013, Article ID 726324,pp 1-9,2013*.
- 4. Shipra Upadhyay, R. A. Mishra, R. K. Nagaria et al. "Triangular Power Supply based Adiabatic Logic Circuits", World Applied Sciences Journal (WASJ), IDOSI Publications, vol. 24, no. 4, pp. 444-450, Aug. 2013.
- 5. Shipra Upadhyay, R. K. Nagaria and R. A. Mishra, "Performance Improvement of GFCAL Circuits", *International Journal of Computer Applications*, vol. 78, no.5, pp. 29-37, Sept. 2013.
- 6. Shipra Upadhyay, R.A. Mishra and R.K. Nagaria, "Performance Analysis of Modified QSERL Circuit", *International Journal of VLSI design & Communication Systems* (VLSICS), vol.4, no.4, pp. 19-30, Aug. 2013.

### **Conferences:**

- 1. Shipra Upadhyay, R.A. Mishra and R.K. Nagaria, "Comparative Performance of Irreversible Adiabatic Logic Circuits for Low Power VLSI Design", *Proc. ICIAICT-2012 International Conference on Innovations and Advancements in Information and Communication Technology ICIAICT, GBU Greater Noida, vol. 3, pp. 379-386,2012.*
- 2. Shipra Upadhyay, Prashant Shekhar, R. K. Nagaria and R.A. Mishra, "MOS Diode Based Adiabatic Logic Circuits", ISSET, *International symposium on standards in Engineering and Technology,IEEE student branch*, DTU, pp 54-55,2012.
- 3. Sanchit Singhal, Sujeet Kumar, Shipra Upadhyay and R.K.Nagaria, "Comparative study of Double Gate SOI FinFET and trigate Bulk MOSFET structures", *Students Conference on Engineering and Systems (SCES)*, pp. 1-5, 2013.
- 4. Sheo K. Mishra, Smriti Srivastava, Shipra Upadhyay, Rajneesh K. Srivastava and S.G. Prakash, "Photoelectret study of un-doped and rare earth doped ZnO powder phosphors", 3rd National Symposium for Materials Research Scholars, MR-10, 7th-8th May, 2010, Department of Metallurgical Engineering and Materials Science, IIT Bombay, (Poster Presentation).